


EGC220
Digital Logic Fundamentals

Programmable Logic Devices




Baback Izadi
Division of Engineering Programs
bai@engr.newpaltz.edu

Introduction




Fuse Link

$E = ABCD$



A blown fuse link

$E = ACD$



$F = A + C$




SUNY – New Paltz
Elect. & Comp. Eng.

Basic PLDs

Programmable AND block followed by a programmable OR block


Programmable Array Block Diagram for Sum of Products Form





SUNY – New Paltz
Elect. & Comp. Eng.



Basic PLDs

All possible connections are available before programming




SUNY – New Paltz
Elect. & Comp. Eng.






Alternative representation of PLDs: PLA



- Programmable AND array
- Programmable OR array

× Programmable Connection
● Fixed Connection



$$F0 = AB + A'B'$$

$$F1 = CD + C'D$$



SUNY - New Paltz
Elect. & Comp. Eng.

Design Example using PLA

Multiple functions of A, B, C

$$F1 = ABC$$

$$F2 = A + B + C$$


$$F3 = \overline{ABC}$$

$$F4 = \overline{A + B + C}$$

$$F5 = A \oplus B \oplus C$$

$$F6 = \overline{A \oplus B \oplus C}$$

What is difference between
Programmable Array Logic (PAL) and
Programmable Logic Array (PLA)?



SUNY - New Paltz
Elect. & Comp. Eng.

Design Example: BCD to Gray Code Converter

Truth Table

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	0	0	1
1	0	0	1	1	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

K-maps

K-map for W

K-map for X

K-map for Y

K-map for Z

Minimized Functions:

$W = A + BD + BC$
 $X = B C'$
 $Y = B + C$
 $Z = A'B'C'D + B C D + A D' + B' C D'$

SUNY – New Paltz
Elect. & Comp. Eng.

Code Converter Discrete Gate Implementation Using SSI

1: 7404 hex inverters
 2,5: 7400 quad 2-input NAND
 3: 7410 tri 3-input NAND
 4: 7420 dual 4-input NAND

4 SSI Packages vs. 1 PLA/PAL Package!

SUNY – New Paltz
Elect. & Comp. Eng.

Another Example: Magnitude Comparator

K-map for EQ

K-map for NE

K-map for LT

K-map for GT

EQ NE LT GT

SUNY – New Paltz
Elect. & Comp. Eng.

Key Advantage of PLA: Shared Product Terms

Example:

$$F_0 = A + B' C'$$

$$F_1 = A C' + A B$$

$$F_2 = B' C' + A B$$

$$F_3 = B' C + A$$

Product term	Inputs			Outputs			
	A	B	C	F ₀	F ₁	F ₂	F ₃
AB	1	1	-	0	1	1	0
$\overline{B}C$	-	0	1	0	0	0	1
$A\overline{C}$	1	-	0	0	1	0	0
$\overline{B}\overline{C}$	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

Reuse of terms

Input Side:

1 = asserted in term
0 = negated in term
- = does not participate

Output Side:


1 = term connected to output
0 = no connection to output

Finding shared product term not that easy for large design.

SUNY – New Paltz
Elect. & Comp. Eng.


Combinational Logic BCD to 7 Segment Display Controller Problems



PLA Implementation



Actual PAL Device


16H8PAL:
➤ 16 inputs
➤ 8 outputs





What about FPGA?

- Programmable interconnects using switch matrixes
- Several types of interconnects: short distance (local), long distances across chip,



- FPGA's provide enormous design capabilities.

